



Status of mTCA Slow Control development at CMS

Petr Volkov


Lomonosov Moscow State University Skobeltsyn Institute of Nuclear Physics, Russia



MicroTCA[®] - open standard for fabric computer systems.
MicroTCA systems are both physically small and non-expensive.
Nevertheless their internal architectures are large.

MicroTCA design goals:

- Favorable cost, size, and modularity
- Target low start-up costs
- Scalable Backplane bandwidth
- Modular and serviceable
- Standardized Shelf management implementation
- 300 mm nominal equipment depth
- 19 in. nominal equipment width
- Cooling: 20–80 W/Card
- Extended temperatures (–40 to +65 degrees)
- Power: 12 V
- Life span: at least eight years





uTCA: CERN



Major upgrades of the LHC experiments at CERN are foreseen over > 10 years

- aligned with LHC upgrade long shutdowns: 2013/14, 2018, 2023

Off-detector electronics of the LHC experiments mostly based on VME

- “old” technology and doubts about long-term availability

Experiments planning to use MicroTCA & ATCA for upgrades of their back-end electronics

- MicroTCA: CMS
- ATCA: LHCb & ATLAS

xTCA advantages


- choice of form factors
- backplane bandwidth and protocols
- cooling and power supply
- redundancy (PSU, cooling)
- infrastructure monitoring features

MicroTCA and ATCA developments already on-going at CERN and collaborating institutes
Accelerator sector is also investigating MicroTCA




- CMS is upgrading back end electronics. Why?
 - Performance
 - be ready for 4 times more data
 - be ready for much higher luminosity / occupancy
 - be ready for filter / trigger processes needing much more data
 - current system not able to cope with this
 - Maintainability
 - avoid legacy support for 15 years or more
 - current design based on pre 2000 technology
 - reduce complexity
 - reduce number of cables for crate internal data transfer
 - reduce number of different boards
 - get rid of many mezzanine cards

uTCA: Reduce complexity – from VME to mTCA



CMS TDR for the phase 1 upgrade of the HCAL



Moving VME to microTCA

6.3. Back-end Architecture

117





Figure 6.1: Crate layout structure of the μ TCA-based back-end electronics, showing the data links from the front-end electronics to the uHTRs, the connections from the uHTR cards to the calorimeter trigger, and the fast control and DAQ connections which connect to the AMC13 and use the μ TCA backplane.

mTCA slow control tasks:

- to bring into any desired operational state
- to signal any abnormal behavior to the operator
- and to allow manual or automatic actions to be taken
- to monitor and archive the operational parameters such as voltages, currents, temperatures

CMS: Detector Control System




Component	Status
PIXEL	STANDBY
STRIPS	STANDBY
ECAL	ERROR
HCAL	READY FOR PHYSICS
ZDC	NOT READY
CASTOR	OFF
DT	STANDBY
RPC	STANDBY
CSC	STANDBY

CMS Detector Control System (DCS) handles

- configuration
- monitoring
- operation

of all experimental equipment and provides an interface between the user and the physics setup

- The CMS DCS **mandatory** rules:
1. Use PVSSII and the JCOP Framework to develop your control applications. These are the official CMS DCS developing tools.
 2. Follow the CMS DCS naming conventions.
 3. Create the FSM detector trees following the CMS FSM conventions.
 4. Create Detector Framework components out of your control applications.
 5. Install only one PVSSII project in each production system.
 6. Use CMS central software repository for your Detector and JCOP framework components.
 7. Integrate access control in your DCS applications.
 8. Follow CMS DCS alarm handling policies.



The interface displays a grid of detector status indicators (HEP, HEM, HOP) and a list of partitions with their respective states. Alerts are shown at the bottom, including messages like 'Alert! IHCAL JHEP/JHEP...'. The interface also includes control buttons for 'Clear Errors', 'ACDC', and 'Shutdown'.



uTCA Slow Control: Software architecture



Configuration database

Condition database

PVSS (WinCC OA)
control, monitoring, visualization

Interface?


Control and monitoring:
WinCC OA project - Win7 (64 bit)

Low level interface:
Wisconsin System Manager – Linux

Databases:
Condition DB - Oracle
Configuration DB - Oracle

Questions were to decide:


- How to connect WSM to WinCC OA?
- How to describe in WinCC a variable hot-swap mTCA configuration?




Wisconsin system manager




uTCA SlowControl: Interface – 3 possible solutions



DIM server



Native PVSS API




Custom PSX server



uTCA SlowControl: 3 possible solutions - comparison



Interface	Pro	Contra
DIM Server	<p>Well known in CERN and CMS</p> <p>Good performance</p> <p>Already tested with mTCA and WSM</p> <p>Good integrated development environment – Visual Studio 2010</p> <p>Supported by Linux and Windows</p>	<p>Additional level in the line of data transfer</p> <p>Complexity in configuring</p> <p>Very hard coded data structure</p> <p>Non-industrial, home made in CERN</p>
Custom PVSS client on native PVSS API	<p>Siemens (ETM) industrial standard</p> <p>Best performance</p> <p>Already tested with mTCA and WSM</p> <p>Direct connection to PVSS datapoints</p> <p>Very simple set of functions (dpSet, dpGet, dpConnect)</p> <p>Good IDE – Visual Studio 2010</p> <p>Supported by Linux and Windows</p>	<p>Custom PVSS client however built on the industrial standard</p>
Custom server on PSX software	<p>Well known in CMS</p> <p>Good performance</p> <p>Uses the same simple set of functions as native PVSS API</p> <p>Direct (via PSX client) connection to PVSS datapoints</p>	<p>Non-industrial, home made in CMS, supported only by Linux</p> <p>Additional level of data transfer</p> <p>Additional obligatory Linux node</p> <p>Requires xDAQ to be installed</p>



```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float temp1;
float temp2;
float temp3;
float temp4;
float current;
float current1;
bool telcoAlarm;
bool powerSwitch;
bool ipmbLink;
bool empty1;
} CU_DATA;
```




```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float current;
float current1;
float voltage12;
float tempT2;
float voltage3_3;
float voltage1_2;
bool alarmLevel;
bool powerGood;
bool fpgaConfig;
bool empty1;
} AMC13_DATA;
```

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float current;
float current1;
} MCH_DATA;
```

```
typedef struct
{
char name[15];
bool enabled;
bool on;
bool hotswap;
bool empty;
float sensor1;
float sensor2;
float sensor3;
float sensor4;
float sensor5;
float sensor6;
} AMC_DATA;
```

Roadmap of the data:
mTCA ->System Manager->
DIM server->WinCC OA

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float tempFet;
float tempIn;
float tempOut;
float tempBrick1;
float tempBrick2;
float tempBrick3;
float tempBrick4;
float currentOut1;
float currentOut2;
float voltage12;
float voltageOut1;
float voltageOut2;
} PM_DATA;
```



uTCA Slow Control: Crate data structures

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float tempFet;
float tempIn;
float tempOut;
float tempBrick1;
float tempBrick2;
float tempBrick3;
float tempBrick4;
float currentOut1;
float currentOut2;
float voltage12;
float voltageOut1;
float voltageOut2;
} PM_DATA;
```

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float temp1;
float temp2;
float temp3;
float temp4;
float current;
float current1;
bool telcoAlarm;
bool powerSwitch;
bool ipmbLink;
bool empty1;
} CU_DATA;
```

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float current;
float current1;
float voltage12;
float tempT2;
float voltage3_3;
float voltage1_2;
bool alarmLevel;
bool powerGood;
bool fpgaConfig;
bool empty1;
} AMC13_DATA;
```

```
typedef struct
{
char name[15];
bool enabled;
bool on;
bool hotswap;
bool empty;
float sensor1;
float sensor2;
float sensor3;
float sensor4;
float sensor5;
float sensor6;
} AMC_DATA;
```

```
typedef struct
{
bool enabled;
bool on;
bool hotswap;
bool empty;
float current;
float current1;
} MCH_DATA;
```

Depends on AMC type


```
typedef struct
{
int number;
MCH_DATA mch;
CU_DATA cu1;
CU_DATA cu2;
PM_DATA pm1;
PM_DATA pm2;
AMC13_DATA amc13;
AMC_DATA amcs[12];
} CRATE_DATA;
```






Information from one crate is joined in one memory block which is transferred to WinCC OA via a subscribed DIM service



uTCA Slow Control: Logical view





Hardware tree consists of 15 “crate” datapoints with common crate information (PM, CU, MCH, AMC13) + 12 individual AMC datapoints per crate

FSM tree consists of three **basic branches**: ngFEC, HCALTR, TCDS
 Basic branches are divided on **crate branches** with numbering corresponding to the HWTree
 Crate branches are also subdivided on a **common crate device unit and individual AMC device unit nodes**
 Naming convention is kept according to the CMS DCS guideline



uTCA Slow Control: Examples of visualization panels



Dim server log

Top mTCA FSM panel

2nd FSM level panel

DEN: FSM view

Power modules

AMC's information

AMC states

Cooling units

Crate level panel

The screenshot displays a complex web-based interface for uTCA Slow Control. It features several hierarchical panels:

- Top mTCA FSM panel:** Shows the overall system state as 'READY' and sub-system states: HCALTR (READY), ngFEC (ERROR), and TCDS (ERROR).
- 2nd FSM level panel:** Focuses on the 'HCALTR' object, showing three crates (Crate1, Crate2, Crate3) all in a 'READY' state.
- AMC's information:** A table listing 12 AMC units with their operational status and various sensor readings.
- Cooling units:** Detailed views for CU1, CU2, and AMC13, showing temperature, current, and voltage levels.
- Power modules:** Displays data for PM1 and PM2, including temperatures, currents, and voltages.
- AMC states:** A list of 12 AMC units (AMC1-AMC12) with their individual states, all currently 'READY'.
- Crate level panel:** A summary view for the 'Crate1 HCALTR' object, showing its state as 'READY'.

#	AMC	hotswap	I1(A)	I2(A)	V _{1V}	T2Temp	3.3V	Alarm Lev
1	uHTR	no	3.36		11.94	29.50	3.30	0.00
2	uHTR	no	3.60		11.94	29.00	3.30	0.00
3	uHTR	no	3.72		11.94	27.75	3.32	0.00
4	uHTR	no	3.00		11.94	27.50	3.32	0.00
5	uHTR	no	3.24		11.94	26.00	3.32	0.00
6	uHTR	no	3.36		11.94	29.00	3.32	0.00
7	uHTR	no	3.24		11.94	27.50	3.32	0.00
8	uHTR	no	3.12		11.94	28.50	3.32	0.00
9	uHTR	no	3.24		11.94	27.75	3.30	0.00
10	uHTR	no	3.24		11.94	27.25	3.33	0.00
11	uHTR	no	3.24		11.94	28.75	3.30	0.00
12	uHTR	no	3.12		11.94	27.00	3.32	0.00



uTCA Slow Control: Current status



First production version of mTCA DCS is installed on the CMS DCS production system

- Current configuration:
 - FSM tree: HCALTR branch (up to 3 crates)
 - ngFEC branch (up to 2 crates)
 - TCDS branch (up to 10 crates)
- HCALTR branch (3 crates) already connected to mTCA hardware via System manager on hcalutca01.cms
- Condition DB is connected, data archiving is implemented
- The history of every sensor is recorded in Cond DB
- Dim server – under Linux & Win - is located in regular position
- Transfer rate of sensors information ~ 10 sec/crate
- Beta-version is ready and works - feedback is welcome



uTCA Slow Control: Moving forward...



In order to move the system in full production operation for 2015 – 2016 runs one need:

- To define a final configuration of branches, crates and AMCs
- To connect to TCDS, ngFEC and, maybe, other subsystems
- To realize links from subdetectors FSM panels to mTCA FSM tree for those who need mTCA visual information
- To bring the control of the system to the Central DCS shifter
- To implement alert signals and messages for three levels of severities:
 - Warning
 - Error
 - Fatal

Next step will be to prepare the system for highly increased number of mTCA equipments (up to 50 crates) in future LHC Runs